الفهرس 
Chapter 1: IntroductionOnly 14 pages are availabe for public view
 |  | from | 153 |  |  |
| | | from | 153 | | |
Abstract
High speed and low power implementation for I&T and TTP
multiplicative inverse is achieved in this paper. Composite Galois filed is
applied instead of finite Galois field to achieve smaller circuit size.
Transmission gate is used to implement SBox logic gate which reduces
transistor count and power. Two architectures are considered in the paper.
The delay of proposed design is reduced by 28.1% compared to CMOS
standard cell composite field design. The average power is reduced by
68.8% as compared to the average power consumption from CMOS
standard cell implementation at 10MHz.