الفهرس 
IntroductionOnly 14 pages are availabe for public view
 |  | from | 176 |  |  |
| | | from | 176 | | |
Abstract
The continuous need for a high-speed wireless access technology has received more attention, especially in the past decade with the development of the 4G communication technologies. Single carrier – frequency division multiple access scheme is one of the promising technologies, which have proved its robustness against various impairments in severe wireless channel conditions.
In this thesis, the research work is dedicated to analyze and investigate the performance improvement of these systems via frequency domain equalization and precoding schemes. A novel frequency domain equalizer as well as a proposed precoder is introduced. The bit error rate, as function of the signal to noise ratio, is the performance metric of interest which is utilized to evaluate the proposed schemes under different standard hypothetical and realistic channel conditions. Moreover, the quadrature phase shift keying (QPSK).
On the other hand, the energy efficiency, in bits per unit energy, is adopted as a system level performance evaluation metric. Furthermore, the analysis and performance evaluation has been extended to include the effects of the multi-user interference for all propagation environments. The carrier frequency offset is also included throughout the analysis and simulations. Since the use of massive, multiple input multiple output (MIMO) systems an unavoidable part of next generation communication networks, the performance of the considered system is studied when the number of antennas is increased such that the system tends to the massive MIMO regime.
The simulation results indicate that the performance of the a SC-FDMA system using the proposed schemes is highly competitive to the conventional zero forcing (ZF) and minimum mean squared error (MMSE) schemes assuming different CFOs, modulation schemes and channel models. Finally, some design guidelines are concluded to compromise between the BER and the EE during the system level and link level design phases.